

What is TWI? How to Configure the TWI for I2C Communication

Introduction

The Two-Wire Interface (TWI) is similar to the I²C interface with a few differences. The TWI peripheral provides an interface to components on a unique two-wire bus, consisting of one clock line and one data line. The TWI can be used with I²C compatible devices, such as a Real-Time Clock (RTC), memories, and sensors. Similar to I²C, the TWI supports standard speed (up to 100 kHz) and fast speed (up to 400 kHz) modes. Some SAM MCUs support high-speed for TWI, with speeds up to 3.4 MHz in slave high-speed mode, and in those products, the TWI peripheral is named TWIHS (TWI High Speed). The TWI is programmable as a master or slave.

The following table provides the features of the TWI compared to the standard I²C specification.

Table 1. TWI Compatibility with I²C Standard


Standard I ² C	TWI	
7-bit or 10-bit Slave addressing, repeated Start (Sr) Condition, ACK and NACK management, multimaster capability, clock stretching	Supported	
Input Filtering	Supported (Not supported for some SAM3/SAM4 devices)	
START Byte (START + b000000001 + ACK + Sr), slope control	Not Supported	

The TWI peripheral is available in the Microchip Cortex[®]-M3, Cortex-M4 and Cortex-M7 based MCUs. In some products, more than one instance of the TWI is available. For additional information, refer to the product data sheet.

1. TWI Pins, Data Formats, and Modes

The TWI pins, TWI Clock (TWCK) and TWI Data (TWD) are bidirectional lines, which are connected to a positive supply voltage using a current source or pull-up resistor. The value of the pull-up resistor is driven by the total capacitance of the bus, which includes the input capacitance of each slave, wire, connectors, PCB layout, V_{DD} of the bus, and the TWI bit rate. The number of slave devices that can be connected to the bus are limited only by the Maximum Bus Capacitive Loading (Cbus). As per I²C standard, maximum Cbus value is 400pF. Since the low-to-high transition time (rise time or tR) is determined by the RC network formed by the pull-up resistor (Rp) and bus capacitance, the Rp value has to be computed to match the rise time required by the I²C Standard. The Rp value can be computed using the speed and Rise time values given in the data sheet.

Figure 1-1. SAM TWI Master and Slave Relationship Block Diagram



Note: Due to the clock stretching capability of the TWI, the value of the pull-up resistors (Rp) need to be computed correctly using the estimated bus capacitance. If the pull-ups are weak, the rise time will be higher, therefore resulting in a lower TWI speed.


The SAM TWI devices (master or slave) have their input and output buffers powered at 3.3V. The interfaced I²C devices may operate at a different voltage. To know if you need to use level shifters, refer to the electrical specifications chapter in the data sheet to understand V_{IH} , V_{IL} and V_{OL} parameters. The Cortex-M7 I/Os are not 5V tolerant. If a Cortex-M7 MCU is operating at 3.3V, and the TWI is interfaced with 5V TWI device, a level shifter is required.

Similar to I²C, the output stages of the devices connected to the bus must have an open-drain or opencollector to perform the wired-AND function.

Note: There is no need to program the TWD and TWCK as open-drain. When TWI is enabled, the TWD and TWCK pins are configured as open-drain port mode by the hardware.

The TWI data transfer format is similar to the I^2C data transfer format as shown in the following figure:





2. How to Configure the TWI

The TWI peripheral can be configured as shown in the following steps. The first three configurations are common for both master and slave modes.

Note: The Cortex-M7 MCU is used as an example. Some of the registers and bit names may be different for Cortex-M3 or Cortex-M4 MCUs. Refer to the data sheet for further information.

TWI Common Configuration

The Configuration Steps are as follows:

- 1. Program the Parallel Input and Output Controller (PIO) to configure the TWD and TWCK as a peripheral pin.
- 2. Configure the Power Management Controller (PMC) to enable the TWIHS clock.
- 3. If the TWI is used in Interrupt Mode, program the Interrupt Controller before configuring the TWIHS. If not, this configuration is not needed.

TWI Master Mode Configuration

The master write and read operation flow charts for various application examples may be found in the data sheet.

When the master reads the bytes from the slave, the master needs to Not Acknowledge (NACK) the last byte to generate the stop condition. To handle this scenario with the correct timing, it is recommended to set the STOP bit before reading the Receive Holding Register (TWIHS_RHR) value for the second to last byte. If the master is reading only one byte, it is recommended to set the STOP bit when the re-start bit is set. If the stop condition is not set correctly, the slave will send an additional byte, or the bus will not be released for the next transaction.

In some devices (i.e., SAM4E), the repeated Start mode is handled automatically by the device, and there is no bit to control the repeated start. As soon as the internal address is set, the repeated start condition is automatically enabled.

<u>**Trick:**</u> There could be scenarios where the I²C/TWI communication hangs (bus error or wrong stop condition generation or detection), and the I²C bus remains in a busy state. In this condition, perform these actions:

- 1. Disable the TWI.
- 2. Reconfigure the TWCK pin in PIO output mode.
- 3. Generate nine clock pulses by the software to unlock the I^2C bus.
- 4. Once the bus is free, enable the TWI.
- 5. Configure the TWCK pin as the TWI clock pin.

TWI Slave Mode Configuration

The slave write and read operation flow charts for various applications are given in the data sheet.

After a Start or Repeated Start condition is detected from the master side, if the address sent by the master matches the slave address programmed in the Slave Address (SADR) field, the Slave Access (SVACC) flag is set and the Slave Read (SVREAD) indicates the direction of the transfer. After the SADR is received for TWI, the acknowledge management and data transmission is same as in I²C protocol. Refer to the reference section at the end of this document.

TWI Clock Stretching

The clock is always controlled by the Master, but can be held low any time by any device on the bus. In this way, a Slave device can hold back a transaction if it needs more time to process the data. Due to the bus topology, the master cannot continue clocking if the SCL is held low. A slave pulling the SCL line low after the Master has released, it is said to perform *clock stretching*.

Some of the I²C masters and slaves support clock stretching, and others do not. In both situations, meeting the I²C bus timing is challenging. In these scenarios, the TWI interrupt priority should be configured high. If they are not configured high, there is a possibility that the MCU is processing other tasks and it might miss the I²C bus timings to process the next activity. Also the Interrupt service routine (ISR) needs to be written in such a way that the CPU is able to write or read the bytes quickly without taking much time.

Inside the ISR follow these steps:

- 1. Check for error status bits. If there is an error, handle it in a callback function.
- 2. Check if the TWI/ I²C is in transmitter or receiver mode.
- 3. If the TWI/ I²C is in transmitter mode:
 - 3.1. Send the data from the buffer.
 - 3.2. Increment the pointer.
- 4. If the TWI/ I^2C is in receiver mode:
 - 4.1. Read the data and store it in the buffer.
 - 4.2. Increment the pointer.

The processing of the data can be done after the stop condition.

An example of clock stretching is shown in the following code sample. The code is for Slave mode in the SAMG55. In the SAMG55, the flexible communication unit (FLEXCOM) is available. The FLEXCOM can be configured as TWI, USART or SPI. The ISR routines are written to manage the various events.

Clock Stretching Code Example

```
void FLEXCOM0 Handler(void)
{
    uint32 t status;
    status = TWI0->TWI SR;
    /*** ERROR Interrupt Management ***/
    if (status & TWI_SR_OVRE)
        TWI error callback();
    if (status & TWI_SR_ARBLST)
    TWI_error_callback();
/*** TWI Read Access detected ***/
    if ((status & TWI_SR_RXRDY)&&(status & TWI_SR_SVACC)) {
        TWI read callback();
    /*** TWI Read Access detected ***/
    if (status & TWI_SR_EOSACC)
TWI_EOSACC_callback();
                                  {
    /*** TWI Read Access detected ***/
    if ((status & TWI SR SVACC)&&(status & TWI SR SVREAD)&&(status & TWI SR TXRDY)) {
        TWI_write_callback();
}
/* TWI call-back to be modified according to Application need */
void TWI EOSACC callback(void)
    first data = 1;
void TWI write callback(void)
    FLEXCOM0->FLEXCOM THR = databuff[++intAddr];
```

```
}
void TWI_read_callback(void)
{
    if (first_data) {
        first_data = 0;
            intAddr = FLEXCOM0->FLEXCOM_RHR;
        FLEXCOM0->FLEXCOM_THR = databuff[intAddr];
    } else {
        databuff[intAddr++] = FLEXCOM0->FLEXCOM_RHR;
    }
}
```

Another method to manage clock stretching is to use the DMA. The DMA configuration steps are given in the data sheet.

3. Relevant Resources

- SAM E70 Datasheet: http://ww1.microchip.com/downloads/en/DeviceDoc/Atmel-11296-32-bit-Cortex-M7-Microcontroller-SAM-E70Q-SAM-E70N-SAM-E70J_Datasheet.pdf
- AT91-AN01: Using the Two-wire interface (TWI) in Master Mode on AT91SAM Microcontrollers: http://www.microchip.com/wwwappnotes/appnotes.aspx?appnote=en590839
- In ASF 3.X, the TWI master implementation example uses the EEPROM as a slave. The TWI slave implementation example is available for the various Cortex-M3, Cortex-M4 and Cortex-M7 devices.
 - TWIHS MASTER Example for Cortex-M7: http://asf.atmel.com/docs/3.34.1/ sam.drivers.twihs.twihs_master_example.samv71_xplained_ultra/html/index.html
 - TWIHS Slave Example for High Speed Slave mode: http://asf.atmel.com/docs/3.34.1/ sam.drivers.twihs_twihs_slave_example.samv71_xplained_ultra/html/index.html
 - TWI SLAVE Example in ASF 3.x: http://asf.atmel.com/docs/latest/ sam.drivers.twi.twi_slave_example.sam3u_ek/html/index.html
 - TWI EEPROM Example in ASF 3.x: http://asf.atmel.com/docs/3.34.1/ sam.drivers.twi.twi_eeprom_example.sam3x_ek/html/index.html
 - Two-Wire Interface (TWI) in ASF 3.x: http://asf.atmel.com/docs/latest/samg/html/ group_sam_drivers_twi_group.html

The Microchip Web Site

Microchip provides online support via our web site at http://www.microchip.com/. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Customer Change Notification Service

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at http://www.microchip.com/. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.

• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet Iogo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch Iogo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-2630-1

Quality Management System Certified by DNV

ISO/TS 16949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC[®] MCUs and dsPIC[®] DSCs, KEELOQ[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
Tel: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
ax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4450-2828
Fechnical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
http://www.microchip.com/	China - Chongqing	Japan - Osaka	Finland - Espoo
support	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
Web Address:	China - Dongguan	Japan - Tokyo	France - Paris
www.microchip.com	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Atlanta	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
Duluth, GA	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
Fel: 678-957-9614	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
Fax: 678-957-1455	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
Austin, TX	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
Fel: 512-257-3370	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Boston	China - Nanjing	Malaysia - Penang	Tel: 49-7131-67-3636
Westborough, MA	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
Tel: 774-760-0087	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
Fax: 774-760-0088	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
Chicago	China - Shanghai	Singapore	Tel: 49-89-627-144-0
tasca, IL	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
Tel: 630-285-0071	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
Fax: 630-285-0075	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
-ax. 630-265-0075 Dallas	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
		-	
Addison, TX	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
Tel: 972-818-7423	China - Suzhou Tel: 86-186-6233-1526	Taiwan - Taipei	Italy - Milan
Fax: 972-818-2924	China - Wuhan	Tel: 886-2-2508-8600	Tel: 39-0331-742611
Detroit	Tel: 86-27-5980-5300	Thailand - Bangkok	Fax: 39-0331-466781
Novi, MI	China - Xian	Tel: 66-2-694-1351	Italy - Padova
Tel: 248-848-4000	Tel: 86-29-8833-7252	Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Tel: 39-049-7625286
Houston, TX	China - Xiamen		Netherlands - Drunen
Tel: 281-894-5983	Tel: 86-592-2388138		Tel: 31-416-690399
ndianapolis	China - Zhuhai		Fax: 31-416-690340
Noblesville, IN	Tel: 86-756-3210040		Norway - Trondheim
Tel: 317-773-8323			Tel: 47-7289-7561
Fax: 317-773-5453			Poland - Warsaw
Fel: 317-536-2380			Tel: 48-22-3325737
_os Angeles			Romania - Bucharest
Mission Viejo, CA			Tel: 40-21-407-87-50
Tel: 949-462-9523			Spain - Madrid
⁼ ax: 949-462-9608			Tel: 34-91-708-08-90
Tel: 951-273-7800			Fax: 34-91-708-08-91
Raleigh, NC			Sweden - Gothenberg
Fel: 919-844-7510			Tel: 46-31-704-60-40
New York, NY			Sweden - Stockholm
Tel: 631-435-6000			Tel: 46-8-5090-4654
San Jose, CA			UK - Wokingham
Tel: 408-735-9110			Tel: 44-118-921-5800
Fel: 408-436-4270			Fax: 44-118-921-5820
Canada - Toronto			
Tel: 905-695-1980			
Law 005 605 2070			

Fax: 905-695-2078